会员注册 | 登录 | QQ登录 | 帮助中心 原创文库-资源交流与分享平台

624-cy8c21323_8(pdf文档)624-cy8c21323_8(pdf文档)

宽屏显示 收藏 分享

页面加载中... ... 广告 0 秒后退出

资源预览需要最新版本的Flash Player支持。
您尚未安装或版本过低,建议您

编号:    大小:412.00KB    格式:PDF    上传时间:2015-05-09
  【编辑】
2
金币
关 键 词:
pdf pdf文档 文档pdf PDF 624
资源描述:
February 25, 2005 © Cypress Semiconductor Corp. 2004-2005 — Document No. 38-12022 Rev. *G 1PSoC™ Mixed-Signal Array Final Data SheetCY8C21123,CY8C21223, and CY8C21323PSoC™ Functional OverviewThe PSoC™ family consists of many Mixed-Signal Array withOn-Chip Controller devices. These devices are designed toreplace multiple traditional MCU-based system componentswith one, low cost single-chip programmable component. APSoC device includes configurable blocks of analog and digitallogic, as well as programmable interconnect. This architectureallows the user to create customized peripheral configurations,to match the requirements of each individual application. Addi-tionally, a fast CPU, Flash program memory, SRAM data mem-ory, and configurable IO are included in a range of convenientpinouts.The PSoC architecture, as illustrated on the left, is comprised offour main areas: the Core, the System Resources, the DigitalSystem, and the Analog System. Configurable global busresources allow all the device resources to be combined into acomplete custom system. Each PSoC device includes four digi-tal blocks. Depending on the PSoC package, up to two analogcomparators and up to 16 general purpose IO (GPIO) are alsoincluded. The GPIO provide access to the global digital andanalog interconnects.The PSoC CoreThe PSoC Core is a powerful engine that supports a richinstruction set. It encompasses SRAM for data storage, aninterrupt controller, sleep and watchdog timers, and IMO (inter-nal main oscillator) and ILO (internal low speed oscillator). TheFeatures■ Powerful Harvard Architecture Processor❐ M8C Processor Speeds to 24 MHz❐ Low Power at High Speed❐ 2.4V to 5.25V Operating Voltage❐ Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)❐ Industrial Temperature Range: -40°C to +85°C■ Advanced Peripherals (PSoC Blocks)❐ 4 Analog Type “E” PSoC Blocks Provide:- 2 Comparators with DAC Refs- Single or Dual 8-Bit 8:1 ADC❐ 4 Digital PSoC Blocks Provide:- 8- to 32-Bit Timers, Counters, and PWMs- CRC and PRS Modules- Full-Duplex UART, SPI™ Master or Slave- Connectable to All GPIO Pins❐ Complex Peripherals by Combining Blocks■ Flexible On-Chip Memory❐ 4K Flash Program Storage 50,000 Erase/Write Cycles❐ 256 Bytes SRAM Data Storage❐ In-System Serial Programming (ISSP™)❐ Partial Flash Updates❐ Flexible Protection Modes❐ EEPROM Emulation in Flash■ Complete Development Tools❐ Free Development Software (PSoC™ Designer)❐ Full-Featured, In-Circuit Emulator and Programmer❐ Full Speed Emulation❐ Complex Breakpoint Structure❐ 128 Bytes Trace Memory■ Precision, Programmable Clocking❐ Internal ±2.5% 24/48 MHz Oscillator❐ Internal Oscillator for Watchdog and Sleep■ Programmable Pin Configurations❐ 25 mA Drive on All GPIO❐ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO❐ Up to 8 Analog Inputs on GPIO❐ Configurable Interrupt on All GPIO■ Additional System Resources❐ I2C™ Master, Slave and Multi-Master to 400 kHz❐ Watchdog and Sleep Timers❐ User-Configurable Low Voltage Detection❐ Integrated Supervisory Circuit❐ On-Chip Precision Voltage Reference DIGITAL SYSTEMSRAMSystem BusInterr uptControllerSleep andWatchdogClock Sources(Includes IMO and ILO)Global Digital InterconnectGlobal Analog InterconnectPSoCCORECPU Core(M8C)SROM FlashI2CInternalVoltageRef .DigitalClocksPOR and LVDSystem ResetsSYSTEM RESOURCESANALOG SYSTEMAnalogRef .Por t 1 Por t 0DigitalPSoC BlockArrayAnalogPSoC BlockArraySw itchModePump[+] Feedback February 25, 2005 Document No. 38-12022 Rev. *G 2CY8C21x23 Final Data Sheet PSoC™ OverviewCPU core, called the M8C, is a powerful processor with speedsup to 24 MHz. The M8C is a four MIPS 8-bit Harvard architec-ture microprocessor.System Resources provide additional capability, such as digitalclocks to increase the flexibility of the PSoC mixed-signalarrays, I2C functionality for implementing an I2C master, slave,MultiMaster, an internal voltage reference that provides anabsolute value of 1.3V to a number of PSoC subsystems, aswitch mode pump (SMP) that generates normal operating volt-ages off a single battery cell, and various system resets sup-ported by the M8C.The Digital System is composed of an array of digital PSoCblocks, which can be configured into any number of digitalperipherals. The digital blocks can be connected to the GPIOthrough a series of global busses that can route any signal toany pin. Freeing designs from the constraints of a fixed periph-eral controller.The Analog System is composed of four analog PSoC blocks,supporting comparators and analog-to-digital conversion up to8 bits in precision.The Digital SystemThe Digital System is composed of 4 digital PSoC blocks. Eachblock is an 8-bit resource that can be used alone or combinedwith other blocks to form 8, 16, 24, and 32-bit peripherals, whichare called user module references. Digital peripheral configura-tions include those listed below.■ PWMs (8 to 32 bit)■ PWMs with Dead band (8 to 32 bit)■ Counters (8 to 32 bit)■ Timers (8 to 32 bit)■ UART 8 bit with selectable parity (up to 4)■ SPI master and slave ■ I2C slave, master, multi-master (1 available as a System Resource)■ Cyclical Redundancy Checker/Generator (8 to 32 bit)■ IrDA (up to 4)■ Pseudo Random Sequence Generators (8 to 32 bit)The digital blocks can be connected to any GPIO through aseries of global busses that can route any signal to any pin. Thebusses also allow for signal multiplexing and for performinglogic operations. This configurability frees your designs from theconstraints of a fixed peripheral controller.Digital blocks are provided in rows of four, where the number ofblocks varies by PSoC device family. This allows you the opti-mum choice of system resources for your application. Familyresources are shown in the table titled “PSoC Device Charac-teristics” on page 3.Digital System Block DiagramThe Analog SystemThe Analog System is composed of 4 configurable blocks toallow creation of complex analog signal flows. Analog peripher-als are very flexible and can be customized to support specificapplication requirements. Some of the more common PSoCanalog functions (most available as user modules) are listedbelow.■ Analog-to-digital converters (single or dual, with 8-bit resolu-tion)■ Pin-to-pin comparators (1)■ Single-ended comparators (up to 2) with absolute (1.3V) ref-erence or 8-bit DAC reference■ 1.3V reference (as a System Resource)In most PSoC devices, analog blocks are provided in columnsof three, which includes one CT (Continuous Time) and two SC(Switched Capacitor) blocks. The CY8C21x23 devices providelimited functionality Type “E” analog blocks. Each column con-tains one CT block and one SC block.The number of blocks is on the device family which is detailedin the table titled “PSoC Device Characteristics” on page 3.DIGITAL SYSTEMTo System BusDigital ClocksFrom CoreDigital PSoC Block ArrayTo AnalogSystem8Row InputConfigurationRow OutputConfiguration888Row 0DBB00 DBB01 DCB02 DCB0344GIE[7:0]GIO[7:0]GOE[7:0]GOO[7:0]Global DigitalInterconnectPort 1Port 0[+] Feedback
  原创资料|原创论文文库所有资源均是用户自行上传分享,仅供网友学习交流,未经上传用户书面授权,请勿作他用。
0条评论

还可以输入200字符

暂无评论,赶快抢占沙发吧。

当前资源信息

0.0
 
(0人评价)
浏览:1次 / 下载:0次
123654上传于2015-05-09

相关资源

相关搜索

关于我们 - 网站声明 - 网站地图 - 友情链接 - 网站客服客服 - 联系我们
copyright@ 2008-2018 原创资料|原创论文文库网站版权所有
经营许可证编号:湘ICP备09003080号